MOVBE (M32, R32)

Operands

• Operand 1 (w): Memory
• Operand 2 (r): Register (EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI, R8D, R9D, R10D, R11D, R12D, R13D, R14D, R15D)

Available performance data

• Alder Lake-P
• Alder Lake-E
• Rocket Lake
• Tiger Lake
• Ice Lake
• Cascade Lake
• Cannon Lake
• Skylake-X
• Coffee Lake
• Kaby Lake
• Skylake
• Broadwell
• Haswell
• Tremont
• Goldmont Plus
• Goldmont
• Airmont
• Bonnell
• AMD Zen 4
• AMD Zen 3
• AMD Zen 2
• AMD Zen+

Alder Lake-P

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤0
  • Latency operand 1 → 1 (address, index register): ≤12
  • Latency operand 2 → 1: ≤1
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (4 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p1+1*p49+1*p78

Alder Lake-E

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤0
  • Latency operand 1 → 1 (address, index register): ≤0
  • Latency operand 2 → 1: ≤1
• Throughput
  • Measured (loop): 0.50
  • Measured (unrolled): 0.50
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

Rocket Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤0
  • Latency operand 1 → 1 (address, index register): ≤11
  • Latency operand 2 → 1: ≤1
• Throughput
  • Computed from the port usage: 0.50
  • Measured (loop): 0.50
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p49+1*p78

Tiger Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤11
  • Latency operand 1 → 1 (address, index register): ≤11
  • Latency operand 2 → 1: ≤6
• Throughput
  • Computed from the port usage: 0.50
  • Measured (loop): 0.50
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p49+1*p78

Ice Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤11
  • Latency operand 1 → 1 (address, index register): ≤11
  • Latency operand 2 → 1: ≤6
• Throughput
  • Computed from the port usage: 0.50
  • Measured (loop): 0.50
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p49+1*p78

Cascade Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)

Cannon Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)

Skylake-X

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)
• IACA 2.3
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 3.0
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 0.85
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4

Coffee Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)

Kaby Lake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)

Skylake

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤3
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (3 other instructions can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)
• IACA 2.3
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 3.0
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 0.85
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4

Broadwell

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤9
  • Latency operand 1 → 1 (address, index register): ≤9
  • Latency operand 2 → 1: ≤5
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (no other instruction can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)
• IACA 2.2
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00 (with the -no_interiteration flag: 1.00)
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 2.3
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 3.0
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 0.88
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4

Haswell

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤9
  • Latency operand 1 → 1 (address, index register): ≤9
  • Latency operand 2 → 1: ≤5
• Throughput
  • Computed from the port usage: 1.00
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 3
  • Retire slots: 2
  • Decoded (MITE): 2
  • Microcode Sequencer (MS): 0
  • Requires the complex decoder (no other instruction can be decoded with simple decoders in the same cycle)
• Port usage: 1*p15+1*p237+1*p4 (if an indexed addressing mode is used: 1*p15+1*p23+1*p4)
• IACA 2.2
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00 (with the -no_interiteration flag: 1.00)
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 2.3
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 1.00
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4
• IACA 3.0
• Throughput
  • Computed from the port usage: 1.00
  • IACA: 0.88
• Number of μops: 3
• Port usage: 1*p15+1*p237+1*p4

Tremont

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤3
  • Latency operand 1 → 1 (address, index register): ≤3
  • Latency operand 2 → 1: ≤6
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

Goldmont Plus

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤7
  • Latency operand 1 → 1 (address, index register): ≤7
  • Latency operand 2 → 1: ≤5
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

Goldmont

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤7
  • Latency operand 1 → 1 (address, index register): ≤7
  • Latency operand 2 → 1: ≤5
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

Airmont

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤3
  • Latency operand 1 → 1 (address, index register): ≤3
  • Latency operand 2 → 1: ≤7
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

Bonnell

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤11
  • Latency operand 1 → 1 (address, index register): ≤11
  • Latency operand 2 → 1: ≤8
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1
  • Microcode Sequencer (MS): 0

AMD Zen 4

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤3
  • Latency operand 1 → 1 (address, index register): ≤3
  • Latency operand 2 → 1: ≤1
• Throughput
  • Measured (loop): 0.56
  • Measured (unrolled): 0.56
• Number of μops
  • Executed: 2

AMD Zen 3

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤10
  • Latency operand 1 → 1 (address, index register): ≤10
  • Latency operand 2 → 1: ≤5
• Throughput
  • Measured (loop): 0.56
  • Measured (unrolled): 0.55
• Number of μops
  • Executed: 2

AMD Zen 2

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤0
  • Latency operand 1 → 1 (address, index register): ≤0
  • Latency operand 2 → 1: ≤1
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1

AMD Zen+

• Measurements
• Latencies
  • Latency operand 1 → 1 (address, base register): ≤8
  • Latency operand 1 → 1 (address, index register): ≤8
  • Latency operand 2 → 1: ≤6
• Throughput
  • Measured (loop): 1.00
  • Measured (unrolled): 1.00
• Number of μops
  • Executed: 1