VPADDQ (ZMM, K, ZMM, ZMM) - Throughput and Uops (IACA 2.3)
With different registers for different operands
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 0.95 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.5 0.0 | 0.0 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.5 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.5 | | | | | 0.5 | | | CP | vpaddq zmm0{k1}, zmm1, zmm2
Total Num Of Uops: 1
With 16 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 8.00 Cycles Throughput Bottleneck: Backend. Port0, Port5
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 8.0 0.0 | 0.0 | 0.0 0.0 | 0.0 0.0 | 0.0 | 8.0 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm0{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm3{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm4{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm5{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm6{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm7{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm8{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm9{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm10{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm11{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm12{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm16{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm17{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm18{k1}, zmm1, zmm2
| 1 | 1.0 | | | | | | | | CP | vpaddq zmm19{k1}, zmm1, zmm2
| 1 | | | | | | 1.0 | | | CP | vpaddq zmm20{k1}, zmm1, zmm2
Total Num Of Uops: 16
With the same register for for different operands
Throughput Analysis Report
--------------------------
Block Throughput: 0.95 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.5 0.0 | 0.0 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.5 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.5 | | | | | 0.5 | | | CP | vpaddq zmm0{k1}, zmm0, zmm0
Total Num Of Uops: 1