XCHG (M32, R32) - Throughput and Uops (IACA 2.3)
With a non-indexed addressing mode
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 4.76 Cycles Throughput Bottleneck: Dependency chains (possibly between iterations)
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 1.2 0.0 | 1.2 | 0.6 0.5 | 0.7 0.5 | 1.0 | 1.2 | 1.2 | 0.6 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 8^ | 1.2 | 1.2 | 0.6 0.5 | 0.7 0.5 | 1.0 | 1.2 | 1.2 | 0.6 | CP | xchg dword ptr [r14], r8d
Total Num Of Uops: 8
With 8 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 14.00 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 10.0 0.0 | 10.0 | 5.3 4.0 | 5.3 4.0 | 8.0 | 10.0 | 10.0 | 5.3 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 8^ | 1.4 | 1.0 | 1.0 1.0 | 0.3 | 1.0 | 1.0 | 1.6 | 0.6 | | xchg dword ptr [r14], r8d
| 8^ | 1.6 | 1.0 | 0.3 | 1.0 1.0 | 1.0 | 1.0 | 1.4 | 0.6 | | xchg dword ptr [r14+0x4], r9d
| 8^ | 1.0 | 2.0 | 1.0 1.0 | 0.3 | 1.0 | 1.0 | 1.0 | 0.7 | | xchg dword ptr [r14+0x8], r10d
| 8^ | 1.0 | 1.0 | 0.3 | 1.0 1.0 | 1.0 | 2.0 | 1.0 | 0.6 | | xchg dword ptr [r14+0xc], r11d
| 8^ | 1.4 | 1.0 | 1.0 1.0 | 0.3 | 1.0 | 1.0 | 1.6 | 0.6 | | xchg dword ptr [r14+0x10], r12d
| 8^ | 1.6 | 1.0 | 0.3 | 1.0 1.0 | 1.0 | 1.0 | 1.4 | 0.7 | | xchg dword ptr [r14+0x14], ebx
| 8^ | 1.0 | 2.0 | 1.0 1.0 | 0.3 | 1.0 | 1.0 | 1.0 | 0.6 | | xchg dword ptr [r14+0x18], ecx
| 8^ | 1.0 | 1.0 | 0.3 | 1.0 1.0 | 1.0 | 2.0 | 1.0 | 0.6 | | xchg dword ptr [r14+0x1c], edx
Total Num Of Uops: 64
With an indexed addressing mode
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 4.76 Cycles Throughput Bottleneck: Dependency chains (possibly between iterations)
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 1.2 0.0 | 1.2 | 1.0 0.5 | 1.0 0.5 | 1.0 | 1.2 | 1.3 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 8 | 1.2 | 1.2 | 1.0 0.5 | 1.0 0.5 | 1.0 | 1.2 | 1.3 | | CP | xchg dword ptr [r14+r13*1], r8d
Total Num Of Uops: 8
With 8 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 16.00 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 10.0 0.0 | 10.0 | 8.0 4.0 | 8.0 4.0 | 8.0 | 10.0 | 10.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 8 | 2.0 | 1.0 | 1.0 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | | | xchg dword ptr [r14+r13*1], r8d
| 8 | 1.0 | 1.0 | 1.0 | 1.0 1.0 | 1.0 | 1.0 | 2.0 | | | xchg dword ptr [r14+r13*1+0x4], r9d
| 8 | 1.0 | 2.0 | 1.0 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | | | xchg dword ptr [r14+r13*1+0x8], r10d
| 8 | 1.0 | 1.0 | 1.0 | 1.0 1.0 | 1.0 | 2.0 | 1.0 | | | xchg dword ptr [r14+r13*1+0xc], r11d
| 8 | 2.0 | 1.0 | 1.0 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | | | xchg dword ptr [r14+r13*1+0x10], r12d
| 8 | 1.0 | 1.0 | 1.0 | 1.0 1.0 | 1.0 | 1.0 | 2.0 | | | xchg dword ptr [r14+r13*1+0x14], ebx
| 8 | 1.0 | 2.0 | 1.0 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | | | xchg dword ptr [r14+r13*1+0x18], ecx
| 8 | 1.0 | 1.0 | 1.0 | 1.0 1.0 | 1.0 | 2.0 | 1.0 | | | xchg dword ptr [r14+r13*1+0x1c], edx
Total Num Of Uops: 64