ADD (M8, I8) - Port Usage

With blocking instructions for port '0':

Code:

   0:	41 0f 7e c0          	movd   r8d,mm0
   4:	41 0f 7e c1          	movd   r9d,mm0
   8:	41 0f 7e c2          	movd   r10d,mm0
   c:	41 0f 7e c3          	movd   r11d,mm0
  10:	41 0f 7e c4          	movd   r12d,mm0
  14:	0f 7e c3             	movd   ebx,mm0
  17:	0f 7e c1             	movd   ecx,mm0
  1a:	0f 7e c2             	movd   edx,mm0
  1d:	41 0f 7e c0          	movd   r8d,mm0
  21:	41 0f 7e c1          	movd   r9d,mm0
  25:	41 0f 7e c2          	movd   r10d,mm0
  29:	41 0f 7e c3          	movd   r11d,mm0
  2d:	41 80 06 02          	add    BYTE PTR [r14],0x2

Init:
```
PXOR MM0, MM0
```
Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.03
- Reference cycles: 12.22
- UOPS_PORT_0: 12.01

With blocking instructions for port '1':

Code:

   0:	66 0f 58 c1          	addpd  xmm0,xmm1
   4:	66 0f 58 d1          	addpd  xmm2,xmm1
   8:	66 0f 58 d9          	addpd  xmm3,xmm1
   c:	66 0f 58 e1          	addpd  xmm4,xmm1
  10:	66 0f 58 e9          	addpd  xmm5,xmm1
  14:	66 0f 58 f1          	addpd  xmm6,xmm1
  18:	66 0f 58 f9          	addpd  xmm7,xmm1
  1c:	66 44 0f 58 c1       	addpd  xmm8,xmm1
  21:	66 44 0f 58 c9       	addpd  xmm9,xmm1
  26:	66 44 0f 58 d1       	addpd  xmm10,xmm1
  2b:	66 44 0f 58 d9       	addpd  xmm11,xmm1
  30:	66 44 0f 58 e1       	addpd  xmm12,xmm1
  35:	41 80 06 02          	add    BYTE PTR [r14],0x2

Init:

VZEROALL;
MOV RAX, 0x4000000040000000;
MOV [R14+0], RAX;
MOV [R14+8], RAX;
MOVUPD XMM0, [R14];
MOVUPD XMM1, [R14];
MOVUPD XMM2, [R14];
MOVUPD XMM3, [R14];
MOVUPD XMM4, [R14];
MOVUPD XMM5, [R14];
MOVUPD XMM6, [R14];
MOVUPD XMM7, [R14];
MOVUPD XMM8, [R14];
MOVUPD XMM9, [R14];
MOVUPD XMM10, [R14];
MOVUPD XMM11, [R14];
MOVUPD XMM12, [R14]

Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.23
- Reference cycles: 12.29
- UOPS_PORT_1: 11.99

With blocking instructions for port '4':

Code:

   0:	4d 89 46 40          	mov    QWORD PTR [r14+0x40],r8
   4:	4d 89 46 48          	mov    QWORD PTR [r14+0x48],r8
   8:	4d 89 46 50          	mov    QWORD PTR [r14+0x50],r8
   c:	4d 89 46 58          	mov    QWORD PTR [r14+0x58],r8
  10:	4d 89 46 60          	mov    QWORD PTR [r14+0x60],r8
  14:	4d 89 46 68          	mov    QWORD PTR [r14+0x68],r8
  18:	4d 89 46 70          	mov    QWORD PTR [r14+0x70],r8
  1c:	4d 89 46 78          	mov    QWORD PTR [r14+0x78],r8
  20:	4d 89 86 80 00 00 00 	mov    QWORD PTR [r14+0x80],r8
  27:	4d 89 86 88 00 00 00 	mov    QWORD PTR [r14+0x88],r8
  2e:	4d 89 86 90 00 00 00 	mov    QWORD PTR [r14+0x90],r8
  35:	4d 89 86 98 00 00 00 	mov    QWORD PTR [r14+0x98],r8
  3c:	41 80 06 02          	add    BYTE PTR [r14],0x2

Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 13.12
- Reference cycles: 13.11
- UOPS_PORT_4: 13.0

⇨ One μop that can only use port '4'

With blocking instructions for port '5':

Code:

   0:	66 0f 55 c1          	andnpd xmm0,xmm1
   4:	66 0f 55 d1          	andnpd xmm2,xmm1
   8:	66 0f 55 d9          	andnpd xmm3,xmm1
   c:	66 0f 55 e1          	andnpd xmm4,xmm1
  10:	66 0f 55 e9          	andnpd xmm5,xmm1
  14:	66 0f 55 f1          	andnpd xmm6,xmm1
  18:	66 0f 55 f9          	andnpd xmm7,xmm1
  1c:	66 44 0f 55 c1       	andnpd xmm8,xmm1
  21:	66 44 0f 55 c9       	andnpd xmm9,xmm1
  26:	66 44 0f 55 d1       	andnpd xmm10,xmm1
  2b:	66 44 0f 55 d9       	andnpd xmm11,xmm1
  30:	66 44 0f 55 e1       	andnpd xmm12,xmm1
  35:	41 80 06 02          	add    BYTE PTR [r14],0x2

Init:

VZEROALL;
PXOR XMM0, XMM0;
PXOR XMM1, XMM1;
PXOR XMM2, XMM2;
PXOR XMM3, XMM3;
PXOR XMM4, XMM4;
PXOR XMM5, XMM5;
PXOR XMM6, XMM6;
PXOR XMM7, XMM7;
PXOR XMM8, XMM8;
PXOR XMM9, XMM9;
PXOR XMM10, XMM10;
PXOR XMM11, XMM11;
PXOR XMM12, XMM12

Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.06
- Reference cycles: 11.95
- UOPS_PORT_5: 11.99

With blocking instructions for ports {'0', '1'}:

Code:

   0:	45 8d 06             	lea    r8d,[r14]
   3:	45 8d 0e             	lea    r9d,[r14]
   6:	45 8d 16             	lea    r10d,[r14]
   9:	45 8d 1e             	lea    r11d,[r14]
   c:	45 8d 26             	lea    r12d,[r14]
   f:	41 8d 1e             	lea    ebx,[r14]
  12:	41 8d 0e             	lea    ecx,[r14]
  15:	41 8d 16             	lea    edx,[r14]
  18:	45 8d 06             	lea    r8d,[r14]
  1b:	45 8d 0e             	lea    r9d,[r14]
  1e:	45 8d 16             	lea    r10d,[r14]
  21:	45 8d 1e             	lea    r11d,[r14]
  24:	45 8d 26             	lea    r12d,[r14]
  27:	41 8d 1e             	lea    ebx,[r14]
  2a:	41 8d 0e             	lea    ecx,[r14]
  2d:	41 8d 16             	lea    edx,[r14]
  30:	45 8d 06             	lea    r8d,[r14]
  33:	45 8d 0e             	lea    r9d,[r14]
  36:	45 8d 16             	lea    r10d,[r14]
  39:	45 8d 1e             	lea    r11d,[r14]
  3c:	45 8d 26             	lea    r12d,[r14]
  3f:	41 8d 1e             	lea    ebx,[r14]
  42:	41 8d 0e             	lea    ecx,[r14]
  45:	41 8d 16             	lea    edx,[r14]
  48:	41 80 06 02          	add    BYTE PTR [r14],0x2

Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.15
- Reference cycles: 12.3
- UOPS_PORT_1: 11.95
- UOPS_PORT_0: 12.05

With blocking instructions for ports {'0', '5'}:

Code:

   0:	66 41 c1 f8 00       	sar    r8w,0x0
   5:	66 41 c1 f9 00       	sar    r9w,0x0
   a:	66 41 c1 fa 00       	sar    r10w,0x0
   f:	66 41 c1 fb 00       	sar    r11w,0x0
  14:	66 41 c1 fc 00       	sar    r12w,0x0
  19:	66 c1 fb 00          	sar    bx,0x0
  1d:	66 c1 f9 00          	sar    cx,0x0
  21:	66 c1 fa 00          	sar    dx,0x0
  25:	66 41 c1 f8 00       	sar    r8w,0x0
  2a:	66 41 c1 f9 00       	sar    r9w,0x0
  2f:	66 41 c1 fa 00       	sar    r10w,0x0
  34:	66 41 c1 fb 00       	sar    r11w,0x0
  39:	66 41 c1 fc 00       	sar    r12w,0x0
  3e:	66 c1 fb 00          	sar    bx,0x0
  42:	66 c1 f9 00          	sar    cx,0x0
  46:	66 c1 fa 00          	sar    dx,0x0
  4a:	66 41 c1 f8 00       	sar    r8w,0x0
  4f:	66 41 c1 f9 00       	sar    r9w,0x0
  54:	66 41 c1 fa 00       	sar    r10w,0x0
  59:	66 41 c1 fb 00       	sar    r11w,0x0
  5e:	66 41 c1 fc 00       	sar    r12w,0x0
  63:	66 c1 fb 00          	sar    bx,0x0
  67:	66 c1 f9 00          	sar    cx,0x0
  6b:	66 c1 fa 00          	sar    dx,0x0
  6f:	41 80 06 02          	add    BYTE PTR [r14],0x2

Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.15
- Reference cycles: 12.3
- UOPS_PORT_5: 11.98
- UOPS_PORT_0: 12.05

With blocking instructions for ports {'1', '5'}:

Code:

   0:	0f 38 1c c1          	pabsb  mm0,mm1
   4:	0f 38 1c d1          	pabsb  mm2,mm1
   8:	0f 38 1c d9          	pabsb  mm3,mm1
   c:	0f 38 1c e1          	pabsb  mm4,mm1
  10:	0f 38 1c e9          	pabsb  mm5,mm1
  14:	0f 38 1c f1          	pabsb  mm6,mm1
  18:	0f 38 1c f9          	pabsb  mm7,mm1
  1c:	0f 38 1c c1          	pabsb  mm0,mm1
  20:	0f 38 1c d1          	pabsb  mm2,mm1
  24:	0f 38 1c d9          	pabsb  mm3,mm1
  28:	0f 38 1c e1          	pabsb  mm4,mm1
  2c:	0f 38 1c e9          	pabsb  mm5,mm1
  30:	0f 38 1c f1          	pabsb  mm6,mm1
  34:	0f 38 1c f9          	pabsb  mm7,mm1
  38:	0f 38 1c c1          	pabsb  mm0,mm1
  3c:	0f 38 1c d1          	pabsb  mm2,mm1
  40:	0f 38 1c d9          	pabsb  mm3,mm1
  44:	0f 38 1c e1          	pabsb  mm4,mm1
  48:	0f 38 1c e9          	pabsb  mm5,mm1
  4c:	0f 38 1c f1          	pabsb  mm6,mm1
  50:	0f 38 1c f9          	pabsb  mm7,mm1
  54:	0f 38 1c c1          	pabsb  mm0,mm1
  58:	0f 38 1c d1          	pabsb  mm2,mm1
  5c:	0f 38 1c d9          	pabsb  mm3,mm1
  60:	41 80 06 02          	add    BYTE PTR [r14],0x2

Init:
```
VZEROALL;
PXOR MM1, MM1
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.15
- Reference cycles: 11.89
- UOPS_PORT_5: 11.98
- UOPS_PORT_1: 12.0

With blocking instructions for ports {'2', '3'}:

Code:

   0:	f2 41 0f f0 46 40    	lddqu  xmm0,[r14+0x40]
   6:	f2 41 0f f0 4e 50    	lddqu  xmm1,[r14+0x50]
   c:	f2 41 0f f0 56 60    	lddqu  xmm2,[r14+0x60]
  12:	f2 41 0f f0 5e 70    	lddqu  xmm3,[r14+0x70]
  18:	f2 41 0f f0 a6 80 00 	lddqu  xmm4,[r14+0x80]
  1f:	00 00 
  21:	f2 41 0f f0 ae 90 00 	lddqu  xmm5,[r14+0x90]
  28:	00 00 
  2a:	f2 41 0f f0 b6 a0 00 	lddqu  xmm6,[r14+0xa0]
  31:	00 00 
  33:	f2 41 0f f0 be b0 00 	lddqu  xmm7,[r14+0xb0]
  3a:	00 00 
  3c:	f2 45 0f f0 86 c0 00 	lddqu  xmm8,[r14+0xc0]
  43:	00 00 
  45:	f2 45 0f f0 8e d0 00 	lddqu  xmm9,[r14+0xd0]
  4c:	00 00 
  4e:	f2 45 0f f0 96 e0 00 	lddqu  xmm10,[r14+0xe0]
  55:	00 00 
  57:	f2 45 0f f0 9e f0 00 	lddqu  xmm11,[r14+0xf0]
  5e:	00 00 
  60:	f2 45 0f f0 a6 00 01 	lddqu  xmm12,[r14+0x100]
  67:	00 00 
  69:	f2 41 0f f0 46 40    	lddqu  xmm0,[r14+0x40]
  6f:	f2 41 0f f0 4e 50    	lddqu  xmm1,[r14+0x50]
  75:	f2 41 0f f0 56 60    	lddqu  xmm2,[r14+0x60]
  7b:	f2 41 0f f0 5e 70    	lddqu  xmm3,[r14+0x70]
  81:	f2 41 0f f0 a6 80 00 	lddqu  xmm4,[r14+0x80]
  88:	00 00 
  8a:	f2 41 0f f0 ae 90 00 	lddqu  xmm5,[r14+0x90]
  91:	00 00 
  93:	f2 41 0f f0 b6 a0 00 	lddqu  xmm6,[r14+0xa0]
  9a:	00 00 
  9c:	f2 41 0f f0 be b0 00 	lddqu  xmm7,[r14+0xb0]
  a3:	00 00 
  a5:	f2 45 0f f0 86 c0 00 	lddqu  xmm8,[r14+0xc0]
  ac:	00 00 
  ae:	f2 45 0f f0 8e d0 00 	lddqu  xmm9,[r14+0xd0]
  b5:	00 00 
  b7:	f2 45 0f f0 96 e0 00 	lddqu  xmm10,[r14+0xe0]
  be:	00 00 
  c0:	41 80 06 02          	add    BYTE PTR [r14],0x2

Init:
```
VZEROALL
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 13.9
- Reference cycles: 14.1
- UOPS_PORT_2: 12.9
- UOPS_PORT_3: 13.07

⇨ 2 μops that can only use ports {'2', '3'}

With blocking instructions for ports {'0', '1', '5'}:

Code:

   0:	41 b0 00             	mov    r8b,0x0
   3:	41 b1 00             	mov    r9b,0x0
   6:	41 b2 00             	mov    r10b,0x0
   9:	41 b3 00             	mov    r11b,0x0
   c:	41 b4 00             	mov    r12b,0x0
   f:	b3 00                	mov    bl,0x0
  11:	b1 00                	mov    cl,0x0
  13:	b2 00                	mov    dl,0x0
  15:	41 b0 00             	mov    r8b,0x0
  18:	41 b1 00             	mov    r9b,0x0
  1b:	41 b2 00             	mov    r10b,0x0
  1e:	41 b3 00             	mov    r11b,0x0
  21:	41 b4 00             	mov    r12b,0x0
  24:	b3 00                	mov    bl,0x0
  26:	b1 00                	mov    cl,0x0
  28:	b2 00                	mov    dl,0x0
  2a:	41 b0 00             	mov    r8b,0x0
  2d:	41 b1 00             	mov    r9b,0x0
  30:	41 b2 00             	mov    r10b,0x0
  33:	41 b3 00             	mov    r11b,0x0
  36:	41 b4 00             	mov    r12b,0x0
  39:	b3 00                	mov    bl,0x0
  3b:	b1 00                	mov    cl,0x0
  3d:	b2 00                	mov    dl,0x0
  3f:	41 b0 00             	mov    r8b,0x0
  42:	41 b1 00             	mov    r9b,0x0
  45:	41 b2 00             	mov    r10b,0x0
  48:	41 b3 00             	mov    r11b,0x0
  4b:	41 b4 00             	mov    r12b,0x0
  4e:	b3 00                	mov    bl,0x0
  50:	b1 00                	mov    cl,0x0
  52:	b2 00                	mov    dl,0x0
  54:	41 b0 00             	mov    r8b,0x0
  57:	41 b1 00             	mov    r9b,0x0
  5a:	41 b2 00             	mov    r10b,0x0
  5d:	41 b3 00             	mov    r11b,0x0
  60:	41 80 06 02          	add    BYTE PTR [r14],0x2

Show nanoBench command
Results:
- Instructions retired: 37.0
- Core cycles: 12.59
- Reference cycles: 12.59
- UOPS_PORT_5: 12.31
- UOPS_PORT_1: 12.31
- UOPS_PORT_0: 12.37

⇨ One μop that can only use ports {'0', '1', '5'}

With an indexed addressing mode

With blocking instructions for port '0':

Code:

   0:	41 0f 7e c0          	movd   r8d,mm0
   4:	41 0f 7e c1          	movd   r9d,mm0
   8:	41 0f 7e c2          	movd   r10d,mm0
   c:	41 0f 7e c3          	movd   r11d,mm0
  10:	41 0f 7e c4          	movd   r12d,mm0
  14:	0f 7e c3             	movd   ebx,mm0
  17:	0f 7e c1             	movd   ecx,mm0
  1a:	0f 7e c2             	movd   edx,mm0
  1d:	41 0f 7e c0          	movd   r8d,mm0
  21:	41 0f 7e c1          	movd   r9d,mm0
  25:	41 0f 7e c2          	movd   r10d,mm0
  29:	41 0f 7e c3          	movd   r11d,mm0
  2d:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
PXOR MM0, MM0;
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.04
- Reference cycles: 12.22
- UOPS_PORT_0: 12.01

With blocking instructions for port '1':

Code:

   0:	66 0f 58 c1          	addpd  xmm0,xmm1
   4:	66 0f 58 d1          	addpd  xmm2,xmm1
   8:	66 0f 58 d9          	addpd  xmm3,xmm1
   c:	66 0f 58 e1          	addpd  xmm4,xmm1
  10:	66 0f 58 e9          	addpd  xmm5,xmm1
  14:	66 0f 58 f1          	addpd  xmm6,xmm1
  18:	66 0f 58 f9          	addpd  xmm7,xmm1
  1c:	66 44 0f 58 c1       	addpd  xmm8,xmm1
  21:	66 44 0f 58 c9       	addpd  xmm9,xmm1
  26:	66 44 0f 58 d1       	addpd  xmm10,xmm1
  2b:	66 44 0f 58 d9       	addpd  xmm11,xmm1
  30:	66 44 0f 58 e1       	addpd  xmm12,xmm1
  35:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:

VZEROALL;
MOV RAX, 0x4000000040000000;
MOV [R14+0], RAX;
MOV [R14+8], RAX;
MOVUPD XMM0, [R14];
MOVUPD XMM1, [R14];
MOVUPD XMM2, [R14];
MOVUPD XMM3, [R14];
MOVUPD XMM4, [R14];
MOVUPD XMM5, [R14];
MOVUPD XMM6, [R14];
MOVUPD XMM7, [R14];
MOVUPD XMM8, [R14];
MOVUPD XMM9, [R14];
MOVUPD XMM10, [R14];
MOVUPD XMM11, [R14];
MOVUPD XMM12, [R14];
XOR R13, R13

Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.23
- Reference cycles: 12.29
- UOPS_PORT_1: 11.99

With blocking instructions for port '4':

Code:

   0:	4d 89 46 40          	mov    QWORD PTR [r14+0x40],r8
   4:	4d 89 46 48          	mov    QWORD PTR [r14+0x48],r8
   8:	4d 89 46 50          	mov    QWORD PTR [r14+0x50],r8
   c:	4d 89 46 58          	mov    QWORD PTR [r14+0x58],r8
  10:	4d 89 46 60          	mov    QWORD PTR [r14+0x60],r8
  14:	4d 89 46 68          	mov    QWORD PTR [r14+0x68],r8
  18:	4d 89 46 70          	mov    QWORD PTR [r14+0x70],r8
  1c:	4d 89 46 78          	mov    QWORD PTR [r14+0x78],r8
  20:	4d 89 86 80 00 00 00 	mov    QWORD PTR [r14+0x80],r8
  27:	4d 89 86 88 00 00 00 	mov    QWORD PTR [r14+0x88],r8
  2e:	4d 89 86 90 00 00 00 	mov    QWORD PTR [r14+0x90],r8
  35:	4d 89 86 98 00 00 00 	mov    QWORD PTR [r14+0x98],r8
  3c:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 13.1
- Reference cycles: 13.18
- UOPS_PORT_4: 13.0

⇨ One μop that can only use port '4'

With blocking instructions for port '5':

Code:

   0:	66 0f 55 c1          	andnpd xmm0,xmm1
   4:	66 0f 55 d1          	andnpd xmm2,xmm1
   8:	66 0f 55 d9          	andnpd xmm3,xmm1
   c:	66 0f 55 e1          	andnpd xmm4,xmm1
  10:	66 0f 55 e9          	andnpd xmm5,xmm1
  14:	66 0f 55 f1          	andnpd xmm6,xmm1
  18:	66 0f 55 f9          	andnpd xmm7,xmm1
  1c:	66 44 0f 55 c1       	andnpd xmm8,xmm1
  21:	66 44 0f 55 c9       	andnpd xmm9,xmm1
  26:	66 44 0f 55 d1       	andnpd xmm10,xmm1
  2b:	66 44 0f 55 d9       	andnpd xmm11,xmm1
  30:	66 44 0f 55 e1       	andnpd xmm12,xmm1
  35:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:

VZEROALL;
PXOR XMM0, XMM0;
PXOR XMM1, XMM1;
PXOR XMM2, XMM2;
PXOR XMM3, XMM3;
PXOR XMM4, XMM4;
PXOR XMM5, XMM5;
PXOR XMM6, XMM6;
PXOR XMM7, XMM7;
PXOR XMM8, XMM8;
PXOR XMM9, XMM9;
PXOR XMM10, XMM10;
PXOR XMM11, XMM11;
PXOR XMM12, XMM12;
XOR R13, R13

Show nanoBench command
Results:
- Instructions retired: 13.0
- Core cycles: 12.05
- Reference cycles: 12.22
- UOPS_PORT_5: 11.98

With blocking instructions for ports {'0', '1'}:

Code:

   0:	45 8d 06             	lea    r8d,[r14]
   3:	45 8d 0e             	lea    r9d,[r14]
   6:	45 8d 16             	lea    r10d,[r14]
   9:	45 8d 1e             	lea    r11d,[r14]
   c:	45 8d 26             	lea    r12d,[r14]
   f:	41 8d 1e             	lea    ebx,[r14]
  12:	41 8d 0e             	lea    ecx,[r14]
  15:	41 8d 16             	lea    edx,[r14]
  18:	45 8d 06             	lea    r8d,[r14]
  1b:	45 8d 0e             	lea    r9d,[r14]
  1e:	45 8d 16             	lea    r10d,[r14]
  21:	45 8d 1e             	lea    r11d,[r14]
  24:	45 8d 26             	lea    r12d,[r14]
  27:	41 8d 1e             	lea    ebx,[r14]
  2a:	41 8d 0e             	lea    ecx,[r14]
  2d:	41 8d 16             	lea    edx,[r14]
  30:	45 8d 06             	lea    r8d,[r14]
  33:	45 8d 0e             	lea    r9d,[r14]
  36:	45 8d 16             	lea    r10d,[r14]
  39:	45 8d 1e             	lea    r11d,[r14]
  3c:	45 8d 26             	lea    r12d,[r14]
  3f:	41 8d 1e             	lea    ebx,[r14]
  42:	41 8d 0e             	lea    ecx,[r14]
  45:	41 8d 16             	lea    edx,[r14]
  48:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.17
- Reference cycles: 12.3
- UOPS_PORT_1: 11.95
- UOPS_PORT_0: 12.05

With blocking instructions for ports {'0', '5'}:

Code:

   0:	66 41 c1 f8 00       	sar    r8w,0x0
   5:	66 41 c1 f9 00       	sar    r9w,0x0
   a:	66 41 c1 fa 00       	sar    r10w,0x0
   f:	66 41 c1 fb 00       	sar    r11w,0x0
  14:	66 41 c1 fc 00       	sar    r12w,0x0
  19:	66 c1 fb 00          	sar    bx,0x0
  1d:	66 c1 f9 00          	sar    cx,0x0
  21:	66 c1 fa 00          	sar    dx,0x0
  25:	66 41 c1 f8 00       	sar    r8w,0x0
  2a:	66 41 c1 f9 00       	sar    r9w,0x0
  2f:	66 41 c1 fa 00       	sar    r10w,0x0
  34:	66 41 c1 fb 00       	sar    r11w,0x0
  39:	66 41 c1 fc 00       	sar    r12w,0x0
  3e:	66 c1 fb 00          	sar    bx,0x0
  42:	66 c1 f9 00          	sar    cx,0x0
  46:	66 c1 fa 00          	sar    dx,0x0
  4a:	66 41 c1 f8 00       	sar    r8w,0x0
  4f:	66 41 c1 f9 00       	sar    r9w,0x0
  54:	66 41 c1 fa 00       	sar    r10w,0x0
  59:	66 41 c1 fb 00       	sar    r11w,0x0
  5e:	66 41 c1 fc 00       	sar    r12w,0x0
  63:	66 c1 fb 00          	sar    bx,0x0
  67:	66 c1 f9 00          	sar    cx,0x0
  6b:	66 c1 fa 00          	sar    dx,0x0
  6f:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.17
- Reference cycles: 12.16
- UOPS_PORT_5: 12.0
- UOPS_PORT_0: 12.02

With blocking instructions for ports {'1', '5'}:

Code:

   0:	0f 38 1c c1          	pabsb  mm0,mm1
   4:	0f 38 1c d1          	pabsb  mm2,mm1
   8:	0f 38 1c d9          	pabsb  mm3,mm1
   c:	0f 38 1c e1          	pabsb  mm4,mm1
  10:	0f 38 1c e9          	pabsb  mm5,mm1
  14:	0f 38 1c f1          	pabsb  mm6,mm1
  18:	0f 38 1c f9          	pabsb  mm7,mm1
  1c:	0f 38 1c c1          	pabsb  mm0,mm1
  20:	0f 38 1c d1          	pabsb  mm2,mm1
  24:	0f 38 1c d9          	pabsb  mm3,mm1
  28:	0f 38 1c e1          	pabsb  mm4,mm1
  2c:	0f 38 1c e9          	pabsb  mm5,mm1
  30:	0f 38 1c f1          	pabsb  mm6,mm1
  34:	0f 38 1c f9          	pabsb  mm7,mm1
  38:	0f 38 1c c1          	pabsb  mm0,mm1
  3c:	0f 38 1c d1          	pabsb  mm2,mm1
  40:	0f 38 1c d9          	pabsb  mm3,mm1
  44:	0f 38 1c e1          	pabsb  mm4,mm1
  48:	0f 38 1c e9          	pabsb  mm5,mm1
  4c:	0f 38 1c f1          	pabsb  mm6,mm1
  50:	0f 38 1c f9          	pabsb  mm7,mm1
  54:	0f 38 1c c1          	pabsb  mm0,mm1
  58:	0f 38 1c d1          	pabsb  mm2,mm1
  5c:	0f 38 1c d9          	pabsb  mm3,mm1
  60:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
VZEROALL;
PXOR MM1, MM1;
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 12.17
- Reference cycles: 12.44
- UOPS_PORT_5: 12.0
- UOPS_PORT_1: 11.98

With blocking instructions for ports {'2', '3'}:

Code:

   0:	f2 41 0f f0 46 40    	lddqu  xmm0,[r14+0x40]
   6:	f2 41 0f f0 4e 50    	lddqu  xmm1,[r14+0x50]
   c:	f2 41 0f f0 56 60    	lddqu  xmm2,[r14+0x60]
  12:	f2 41 0f f0 5e 70    	lddqu  xmm3,[r14+0x70]
  18:	f2 41 0f f0 a6 80 00 	lddqu  xmm4,[r14+0x80]
  1f:	00 00 
  21:	f2 41 0f f0 ae 90 00 	lddqu  xmm5,[r14+0x90]
  28:	00 00 
  2a:	f2 41 0f f0 b6 a0 00 	lddqu  xmm6,[r14+0xa0]
  31:	00 00 
  33:	f2 41 0f f0 be b0 00 	lddqu  xmm7,[r14+0xb0]
  3a:	00 00 
  3c:	f2 45 0f f0 86 c0 00 	lddqu  xmm8,[r14+0xc0]
  43:	00 00 
  45:	f2 45 0f f0 8e d0 00 	lddqu  xmm9,[r14+0xd0]
  4c:	00 00 
  4e:	f2 45 0f f0 96 e0 00 	lddqu  xmm10,[r14+0xe0]
  55:	00 00 
  57:	f2 45 0f f0 9e f0 00 	lddqu  xmm11,[r14+0xf0]
  5e:	00 00 
  60:	f2 45 0f f0 a6 00 01 	lddqu  xmm12,[r14+0x100]
  67:	00 00 
  69:	f2 41 0f f0 46 40    	lddqu  xmm0,[r14+0x40]
  6f:	f2 41 0f f0 4e 50    	lddqu  xmm1,[r14+0x50]
  75:	f2 41 0f f0 56 60    	lddqu  xmm2,[r14+0x60]
  7b:	f2 41 0f f0 5e 70    	lddqu  xmm3,[r14+0x70]
  81:	f2 41 0f f0 a6 80 00 	lddqu  xmm4,[r14+0x80]
  88:	00 00 
  8a:	f2 41 0f f0 ae 90 00 	lddqu  xmm5,[r14+0x90]
  91:	00 00 
  93:	f2 41 0f f0 b6 a0 00 	lddqu  xmm6,[r14+0xa0]
  9a:	00 00 
  9c:	f2 41 0f f0 be b0 00 	lddqu  xmm7,[r14+0xb0]
  a3:	00 00 
  a5:	f2 45 0f f0 86 c0 00 	lddqu  xmm8,[r14+0xc0]
  ac:	00 00 
  ae:	f2 45 0f f0 8e d0 00 	lddqu  xmm9,[r14+0xd0]
  b5:	00 00 
  b7:	f2 45 0f f0 96 e0 00 	lddqu  xmm10,[r14+0xe0]
  be:	00 00 
  c0:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
VZEROALL;
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 25.0
- Core cycles: 14.0
- Reference cycles: 13.96
- UOPS_PORT_2: 12.98
- UOPS_PORT_3: 13.0

⇨ 2 μops that can only use ports {'2', '3'}

With blocking instructions for ports {'0', '1', '5'}:

Code:

   0:	41 b0 00             	mov    r8b,0x0
   3:	41 b1 00             	mov    r9b,0x0
   6:	41 b2 00             	mov    r10b,0x0
   9:	41 b3 00             	mov    r11b,0x0
   c:	41 b4 00             	mov    r12b,0x0
   f:	b3 00                	mov    bl,0x0
  11:	b1 00                	mov    cl,0x0
  13:	b2 00                	mov    dl,0x0
  15:	41 b0 00             	mov    r8b,0x0
  18:	41 b1 00             	mov    r9b,0x0
  1b:	41 b2 00             	mov    r10b,0x0
  1e:	41 b3 00             	mov    r11b,0x0
  21:	41 b4 00             	mov    r12b,0x0
  24:	b3 00                	mov    bl,0x0
  26:	b1 00                	mov    cl,0x0
  28:	b2 00                	mov    dl,0x0
  2a:	41 b0 00             	mov    r8b,0x0
  2d:	41 b1 00             	mov    r9b,0x0
  30:	41 b2 00             	mov    r10b,0x0
  33:	41 b3 00             	mov    r11b,0x0
  36:	41 b4 00             	mov    r12b,0x0
  39:	b3 00                	mov    bl,0x0
  3b:	b1 00                	mov    cl,0x0
  3d:	b2 00                	mov    dl,0x0
  3f:	41 b0 00             	mov    r8b,0x0
  42:	41 b1 00             	mov    r9b,0x0
  45:	41 b2 00             	mov    r10b,0x0
  48:	41 b3 00             	mov    r11b,0x0
  4b:	41 b4 00             	mov    r12b,0x0
  4e:	b3 00                	mov    bl,0x0
  50:	b1 00                	mov    cl,0x0
  52:	b2 00                	mov    dl,0x0
  54:	41 b0 00             	mov    r8b,0x0
  57:	41 b1 00             	mov    r9b,0x0
  5a:	41 b2 00             	mov    r10b,0x0
  5d:	41 b3 00             	mov    r11b,0x0
  60:	43 80 04 2e 02       	add    BYTE PTR [r14+r13*1],0x2

Init:
```
XOR R13, R13
```
Show nanoBench command
Results:
- Instructions retired: 37.0
- Core cycles: 12.59
- Reference cycles: 12.8
- UOPS_PORT_5: 12.3
- UOPS_PORT_1: 12.33
- UOPS_PORT_0: 12.37

⇨ One μop that can only use ports {'0', '1', '5'}