STMXCSR (M32)

Experiment 1

Instruction: STMXCSR dword ptr [R14]
Chain instructions: MOV R12D, [R14];MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;XOR R14, R12; XOR R14, R12
Chain latency: ≥20

Code:

   0:	41 0f ae 1e          	stmxcsr DWORD PTR [r14]
   4:	45 8b 26             	mov    r12d,DWORD PTR [r14]
   7:	4d 63 e4             	movsxd r12,r12d
   a:	4d 63 e4             	movsxd r12,r12d
   d:	4d 63 e4             	movsxd r12,r12d
  10:	4d 63 e4             	movsxd r12,r12d
  13:	4d 63 e4             	movsxd r12,r12d
  16:	4d 63 e4             	movsxd r12,r12d
  19:	4d 63 e4             	movsxd r12,r12d
  1c:	4d 63 e4             	movsxd r12,r12d
  1f:	4d 63 e4             	movsxd r12,r12d
  22:	4d 63 e4             	movsxd r12,r12d
  25:	4d 63 e4             	movsxd r12,r12d
  28:	4d 63 e4             	movsxd r12,r12d
  2b:	4d 63 e4             	movsxd r12,r12d
  2e:	4d 63 e4             	movsxd r12,r12d
  31:	4d 63 e4             	movsxd r12,r12d
  34:	4d 63 e4             	movsxd r12,r12d
  37:	4d 63 e4             	movsxd r12,r12d
  3a:	4d 63 e4             	movsxd r12,r12d
  3d:	4d 31 e6             	xor    r14,r12
  40:	4d 31 e6             	xor    r14,r12

Init:
```
VZEROALL
```
Show nanoBench command
Results:
- MPERF: 34.55
- APERF: 40.02
- UOPS: 23.0

Experiment 2 (with additional nop)

Instruction: STMXCSR dword ptr [R14]
Chain instructions: MOV R12D, [R14];MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;XOR R14, R12; XOR R14, R12;nop
Chain latency: ≥20

Code:

   0:	41 0f ae 1e          	stmxcsr DWORD PTR [r14]
   4:	45 8b 26             	mov    r12d,DWORD PTR [r14]
   7:	4d 63 e4             	movsxd r12,r12d
   a:	4d 63 e4             	movsxd r12,r12d
   d:	4d 63 e4             	movsxd r12,r12d
  10:	4d 63 e4             	movsxd r12,r12d
  13:	4d 63 e4             	movsxd r12,r12d
  16:	4d 63 e4             	movsxd r12,r12d
  19:	4d 63 e4             	movsxd r12,r12d
  1c:	4d 63 e4             	movsxd r12,r12d
  1f:	4d 63 e4             	movsxd r12,r12d
  22:	4d 63 e4             	movsxd r12,r12d
  25:	4d 63 e4             	movsxd r12,r12d
  28:	4d 63 e4             	movsxd r12,r12d
  2b:	4d 63 e4             	movsxd r12,r12d
  2e:	4d 63 e4             	movsxd r12,r12d
  31:	4d 63 e4             	movsxd r12,r12d
  34:	4d 63 e4             	movsxd r12,r12d
  37:	4d 63 e4             	movsxd r12,r12d
  3a:	4d 63 e4             	movsxd r12,r12d
  3d:	4d 31 e6             	xor    r14,r12
  40:	4d 31 e6             	xor    r14,r12
  43:	90                   	nop

Init:
```
VZEROALL
```
Show nanoBench command
Results:
- MPERF: 34.55
- APERF: 40.01
- UOPS: 23.0

Experiment 1

Instruction: STMXCSR dword ptr [R14+R13]
Chain instructions: MOV R12D, [R14+R13];MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;XOR R13, R12; XOR R13, R12
Chain latency: ≥20

Code:

   0:	43 0f ae 1c 2e       	stmxcsr DWORD PTR [r14+r13*1]
   5:	47 8b 24 2e          	mov    r12d,DWORD PTR [r14+r13*1]
   9:	4d 63 e4             	movsxd r12,r12d
   c:	4d 63 e4             	movsxd r12,r12d
   f:	4d 63 e4             	movsxd r12,r12d
  12:	4d 63 e4             	movsxd r12,r12d
  15:	4d 63 e4             	movsxd r12,r12d
  18:	4d 63 e4             	movsxd r12,r12d
  1b:	4d 63 e4             	movsxd r12,r12d
  1e:	4d 63 e4             	movsxd r12,r12d
  21:	4d 63 e4             	movsxd r12,r12d
  24:	4d 63 e4             	movsxd r12,r12d
  27:	4d 63 e4             	movsxd r12,r12d
  2a:	4d 63 e4             	movsxd r12,r12d
  2d:	4d 63 e4             	movsxd r12,r12d
  30:	4d 63 e4             	movsxd r12,r12d
  33:	4d 63 e4             	movsxd r12,r12d
  36:	4d 63 e4             	movsxd r12,r12d
  39:	4d 63 e4             	movsxd r12,r12d
  3c:	4d 63 e4             	movsxd r12,r12d
  3f:	4d 31 e5             	xor    r13,r12
  42:	4d 31 e5             	xor    r13,r12

Init:
```
VZEROALL;
XOR R13, R13
```
Show nanoBench command
Results:
- MPERF: 34.55
- APERF: 39.98
- UOPS: 23.0

Experiment 2 (with additional nop)

Instruction: STMXCSR dword ptr [R14+R13]
Chain instructions: MOV R12D, [R14+R13];MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;MOVSX R12, R12D;XOR R13, R12; XOR R13, R12;nop
Chain latency: ≥20

Code:

   0:	43 0f ae 1c 2e       	stmxcsr DWORD PTR [r14+r13*1]
   5:	47 8b 24 2e          	mov    r12d,DWORD PTR [r14+r13*1]
   9:	4d 63 e4             	movsxd r12,r12d
   c:	4d 63 e4             	movsxd r12,r12d
   f:	4d 63 e4             	movsxd r12,r12d
  12:	4d 63 e4             	movsxd r12,r12d
  15:	4d 63 e4             	movsxd r12,r12d
  18:	4d 63 e4             	movsxd r12,r12d
  1b:	4d 63 e4             	movsxd r12,r12d
  1e:	4d 63 e4             	movsxd r12,r12d
  21:	4d 63 e4             	movsxd r12,r12d
  24:	4d 63 e4             	movsxd r12,r12d
  27:	4d 63 e4             	movsxd r12,r12d
  2a:	4d 63 e4             	movsxd r12,r12d
  2d:	4d 63 e4             	movsxd r12,r12d
  30:	4d 63 e4             	movsxd r12,r12d
  33:	4d 63 e4             	movsxd r12,r12d
  36:	4d 63 e4             	movsxd r12,r12d
  39:	4d 63 e4             	movsxd r12,r12d
  3c:	4d 63 e4             	movsxd r12,r12d
  3f:	4d 31 e5             	xor    r13,r12
  42:	4d 31 e5             	xor    r13,r12
  45:	90                   	nop

Init:
```
VZEROALL;
XOR R13, R13
```
Show nanoBench command
Results:
- MPERF: 34.55
- APERF: 40.01
- UOPS: 23.0

STMXCSR (M32) - Latency

Operands

Latency operand 1 → 1 (address, base register): ≤20

Latency operand 1 → 1 (address, index register): ≤20

Latency operand 1 → 1 (address, base register): ≤20

Experiment 1

Experiment 2 (with additional nop)

Latency operand 1 → 1 (address, index register): ≤20

Experiment 1

Experiment 2 (with additional nop)